#### Description

# DUAL STAGE VOLTAGE REGULATION CIRCUIT

## 5 TECHNICAL FIELD

The invention relates to voltage regulation circuits and, in particular, to a voltage regulator for an integrated circuit charge pump.

## 10 BACKGROUND ART

15

20

25

Voltage regulators for integrated circuits provide constant voltages to loads where the constant voltages are less than that of a common voltage, typically derived from a battery or other power supply, termed  $V_{\rm cc}$ . Ordinarily the constant voltage, adjusted by voltage dropping circuits or resistors, is sufficient for most chip needs, except when much higher voltages are required, such as for programming EEPROM memory chips, where the programming voltage,  $V_{\rm pp}$ , can be many times  $V_{\rm cc}$ . In this situation a charge pump is used to boost  $V_{\rm cc}$  to the  $V_{\rm pp}$  level.

There are two major types of voltage regulators. A first type employs voltage sampling and comparison to a reference voltage. This type is commonly known as a feedback voltage regulator. A second type merely employs the reference voltage as part of a power supply circuit without comparison.

It has been realized in the prior art that a bandgap circuit is a useful tool for establishing the reference voltage, less than the power supply voltage  $V_{\rm cc}$ . The bandgap circuit is combined with other circuit elements to derive desired regulated voltages. A bandgap voltage reference circuit relies on the basic physics of semiconductor materials to reliably establish a particular voltage. For example, in transistors, the bandgap voltage is closely related to a characteristic

```
base-emitter voltage drop!

Ver of a bipolar transistor.
    Many bandgap voltage reference circuits have been
       developed, one of which may be seen in U.S. pat. No.
          Harris, which adapts the base-emitter which adapts the base-emitter
             characteristic of bipolar transistors to operate characteristic of bipolar transistors
                                                  Because bandgap circuits are well known in the
                      art, they are commonly used as building blocks in more
                         sophisticated voltage regulation circuits.
                            in U.S. Pat. No. 5,831,845 to S. Zhou, et al., it is
                  driver transistors.
                                shown how reference voltages! derived from bandgap
                                   voltage reference circuits!
                                     Voltage regulation for an integrated circuit charge pump.
  5
                                           regulators use a pair of serially-connected capacitors of
                                         S. Zhou, et al., explain that prior art voltage
                                               regulation.

A first reference

A first reference
                                                  voltage is applied at a node between the two capacitors
                                                     and a second rhe charge pump. The second controls the operation of the charge pump.
               10
                                                           reference voltage is slightly smaller than the first.
                                                                 incorrectly establishing
                                                               There is sometimes a problem in the comparator
                                                                    S. Zhou, and an anaroach to make the state of the state o
                                                                       voltage divider approach to voltage regulation for charge
                             15
                                                                                                             As seen from the patent to S. Zhou, et al.
                                                                                 several different voltages can be required.
                                                                                    beveral ullerent volcayes can be required. While most levels

transistors are designed to operate at low ronnorm

transistors are designed to operate at low ronnorm.
                                                                                       established from a regulated Vcc supply! EEPROM
                                                                                          transistors require a programming voltage which is
                                                                                             several times higher than direct direct actions as the companion of the co
                                                                             bumba.
                                                                                                   requirements appear at different regions of a chip
                                                            25
                                                                                                       chip-wide approach is needed for supplying these
                                                                                                         requirements without constructing a multiplicity of
                                                                                                            requirements at various locations on a chip for voltage regulators at various
                                                                           30
                                                                                                                   Atmel proprietary
Atmel proprietary
                                                                                           35
```

```
different needs.

However, in circuits such as charge
    pumps; involving rapid switching; as involving regulators may
              pumps april april perating conditions.

experience difficult operating conditions.

experience difficult across from a from a finite difficult across from 
                     experience current demand from a switch, voltage will an abrupt current demand from a switch.
                             initially drop until the regulator has time to
                                                                                                                              With many switches all making near
                                                 regulator may become unstable and unable to provide a
                                            simultaneous start-stop current demands
                                                                                                                                        An object of the invention was to provide a
                                                                         versatile, yet stable, voltage regulator for an
                                                           reliable supply to an entire chip.
                                                                                     Incegrated Circuit needs, even where high speed voltages for diverse circuit needs, even where high speed
                                                                                integrated circuit that would also supply constant
                                           compensate.
     5
                                                                                                                                                                                             The above objects have been met with a dual
                                                                                                                           stage voltage regulator circuit, a manage regulator circuit circui
                                                                                                                                  For low current and a second parallel and low noise circuits and low noise ci
                                                                                                  switching is involved.
                                  10
                                                                                                                                          stage for high current; main about the formation of the f
                                                                                                                                               scage for stages cooperatively sharing a resistive voltage

parallel stages chilitis.
                                                                                                                SUMMARY OF THE INVENTION
                                                                                                                                                       Pararier scayes cooperatively sharing a resulting a resembles a the divider accordance to stability.
                                                                                                                                                                      comparator receives an input from a reference normark receives an input from reciator network receives an input from reciator network receives an input from reciator network from a receives an input from a receive an input from a receiv
                                                                                                                                                               closed loop regulator of the prior art wherein a
                                                                      15
                                                                                                                                                                             an input from a voltage dividing resistor network, both
                                                                                                                                                                                     the reference circuit and the man substituting resistor network connected the reference circuit and the man substituting resistor network connected the reference circuit and the man substituting resistor network connected the reference circuit and the man substituting resistor network connected the reference circuit and the man substituting resistor network connected the reference circuit and the man substituting resistor network connected the reference circuit and the man substituting resistor network connected the reference circuit and the man substituting resistor network connected the reference circuit and the man substituting resistor network connected the reference circuit and the man substituting resistor network connected the reference circuit and the reference circuit and the resistor network connected the reference circuit and the resistor network connected the reference circuit and the reference circuit 
                                                                                                                                                                                           to a common supply voltage.

to a common supply voltage.

to a common supply voltage.
                                                                                                                                                                                                   is fed to a control element for a first current driver
                                                                                                                                                                                                          device which has a first output line carrying a first
                                                                                                          20
                                                                                                                                                                                                                  output voltage and a first current.
                                                                                                                                                                                                                         resembles an open loop regulator where a second current
                                                                                                                                                                                                                                driver device is connected to the common supply voltage
                                                                                                                                                                                                                                       and operates as a voltage clamp! first survey as a characteristic and operates as a voltage clamp.
                                                                                                                                                                                                                                              tic voltage under control of the first output voltage.
                                                                                                                                            25
                                                                                                                                                                                                                                                    The first and second parallel stages drive parallel loads
                                                                                                                                                                                                                                                               of the same integrated circuit chip.
                                                                                                                                                                                   30
                                                                                                                                                                                                                                                                            ATM33:228.APL
                                                                                                                                                                                                                    35
```

5

10

15

20

30

35

The first regulator stage is very accurate and fine, but is inherently slow because of the feedback around the comparator and through the resistor network. This stage is used for low current devices, as well as low noise devices and low voltage analog circuits. The second regulator stage is not as accurate, not having a feedback loop, but can rapidly supply large amounts of current because the second stage is connected directly to the supply voltage through the second current driver.

-4-

Each of the two stages employs a current driver, i.e. a transistor connected to the common voltage supply. A number of parallel current drivers may optionally be arranged at multiple needed locations on a chip, while the comparator, divider resistors, and reference voltage circuit can be optionally located at a single fixed location.

For example, in a charge pump, a number of high-current carrying clock boosters, connected in parallel through switches, serve to boost charge over connected capacitors. Clock circuits are used to flip switch states. A path leads from the switches and clock circuits back to the resistor divider network which assists in maintaining circuit stability.

#### 25 BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a circuit plan for a voltage regulator in accordance with the present invention.

Fig. 2 is a circuit plan for an ideal charge pump employing a voltage regulator shown in Fig. 1.

Fig. 3 is a schematic diagram of a typical clock booster circuit used in the circuit plan of Fig. 2.

Fig. 4 is a plot of  $V_{\rm cc}$  on the vertical axis versus time on the horizontal axis for a dual stage regulator of Fig. 1 versus a single stage regulator of the prior art.

integrated power supply voltage! 12hology integrated power supply with the sup BEST MODE FOR CARRYING OUT THE INVENTION voltage powers a band gap reference generator 13 which volts is applied at terminal 11. produces a known stable output voltage along line 15. Bandgap reference generators produce reliable and consistent voltages based upon conduction principles conduction p bandgap reference generators is widely understood. Danuyar teresemble yeneral as a reference input to comparator

line 15 is connected as a reference in a referen The comparison with a signal applied at comparator and the comparison with a signal applied at comparator and the comparator an When the bandgap voltage exceeds the signal at terminal 41, the comparator is enabled producing a 5 at terminal till the bandgap voltage on output line 19

voltage related to the bandgap to the ba which controls gate 21 of the p-type enhancement Mos connected to the Vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a source time 21

connected to the vocest are in a sour amount of current is available to both transistor 23 and 10 terminal 41. and a parallel native (near zero threshold) pMOS transistor a pararier line 49.

These currents will be used to power and line 49. When the output of comparator 17, taken along transistor 23. 15 circuits on an integrated circuit chip. The ly activates translator formed by resistors 31 and 331 resistor divider network formed by resistors. resistor alviaer network lormed by resistors 31

resistor alviaer network and 37.

flowing to ground terminal 37. and 33 are matched; a to provide a desired voltage some current is taken from the drain of transistor 23, along line 35 and the voltage along this line is Output voltage is used to drive low current circuits as known as Vccint, a voltage typically 1.8 volts. well as low voltage circuits; Reproductive to the voltage on time voltage on the voltage taken along line age to this voltage? 25 and this voltage taken along line 39 feeds comparator not so long as the voltage does not so long as input terminal 41. exceed the bandgap voltage on terminal 15 of the 30 35 ATM33:228.APL

5

10

15

20

25

30

35

comparator, the transistor 23 will continue to source current to circuits 43. If the voltage on line 39 exceeds the bandgap voltage on line 15, the comparator will momentarily be shut down or reverse polarity, essentially throttling transistor 23, lessening the current available in the low current circuits 43. However, although current is throttled, voltage on line 35 remains constant.

-6-

The external voltage available at terminal 25 is the same voltage available at terminal 11 and is also available to the native PMOS transistor 47 along line 49. The internal reference voltage along 35 is transferred to line 45 connected to the gate of transistor 47, and establishes conduction for the transistor 47 which preferably has a conduction threshold of approximately zero volts. The output of transistor 47 is taken along line 51 and is another internal reference voltage feeding the high current and noisy low voltage circuits 53. Transistor 47 feeds a load 53 directly and can be scaled to handle sufficient current for the load. Alternatively, parallel transistors, constructed identically to transistor 47 can feed similar loads at other locations on an integrated circuit chip.

It is seen that the regulator circuit feeding load 43 has feedback associated with comparator 17 through the resistor divider network employing resistors 31 and 33, with an output taken from between resistors 31 and 33 along line 39. The feedback loop has an inherent delay and so there is inherent stability. Even if comparator 17 is momentarily shut down or has its polarity reversed, some conduction will still occur through transistor 23 and collective feedback will establish the proper internal supply voltage. On the other hand, high current devices associated with load 53 do not require a precision reference voltage and so the

reference voltage obtained across transistor 47 is Fig. 2 shows one use of the voltage regulator of Fig. 1 for regulating a charge pump circuit. pump might raise a local supply voltage! In might higher empolity to 1 to 2 might higher empolity to 1 to 2 might higher empolity to 1 to 2 might higher empolity to 2 might higher emp Pump much higher proposed to a much higher p for programming EEPROMS. booster stages 70 mesers booster commerced crock for the stages fo sufficient. but two phases 180 degrees apart.

631
631 The phases are shown as \$1 and \$2 with clock generators CLK and connected to corresponding capacitors and to 5

10

circuit is described in the book "Flash Memories" by P. Cappelletti, P. 332. Mos transistor A7, activated by a signal on gate 45, activated by a signal of 65, activated by a si shown in Fig. 1. Provides an internal supply voltage. termed Ver for feed forward regulation to charge node termed ver feed forward regulation to charge node to the formation to charge node to the forward regulation to charge node to the formation to charge node to the forward regulation to charge node to the formation to charge node to the forward regulation to the forward regula to an initial condition. of take the output of the node 51 across switch 71 and 76 take the output of the node 51 across switch 71 and 76 take the output of the node 51 across switch 71 and 75 take the output of the node 51 across switch 71 and 75 take 175 take 15

increase voltage by boosting using the phased capacitors With reference to Fig. 3, one of the clock circuits with an associated capacitor, with an associated capacitor, and associated capacitor capacitor, and associated capacitor capacitor, and associated capacitor capacitor, and associated capacitor capacitor, and associated capacitor, and associated capacitor, and associated capacitor, and associated capacitor, and associate circuits with an associated capacitor 61, shown in rig. 2, circuit 62 and adjoining capacitor 61, circuit 62 and circuit are illustrated using two regulated output voltages are in the circuit above the circuit above in the c 61, 63, 65 and 67. internal Vec voltage shown to pass through transistor and internal vec voltage and internal vec to the high current load 53 in Fig. 1. In Fig. 31 25

transistor 47 has been redrawn from Figs. 1 and 2 and transistor 47 has been redrawn from Figs. 1. The figs. receives the internal voc voltage from terminal 25, with receives the transistor output on line 51 going to inverter 72. The inverter is formed by the p-channel transistor and the inverter is formed by the p-channel transistor. n-channel transistor 75 driven by a pulse train from oscillator 17. associated with a low current load, such as the voltage 30

Atmel proprietary
ATM33:228.APL 35

terminal 29 in Fig. 1. The output of oscillator 17. provides a low voltage first pulse train drive to the gates of the two transistors forming the inverter 71. The output of inverter 71 steps up both voltage and current of the pulse train and is taken along line This output will be a second pulse train having an Inverse phase from the second pulse train is applied to the oscillator 77. the line 81 which is connected as a common line to Pararier capacitors behave as series resistors in the sense of capacitors behave missing the sense of the capacitors behave missing the sense of the capacitors behave missing the sense of the capacitors behave missing the capacitors behave missing the capacitors behave missing the capacitors are capacitors as series resistors. parallel capacitor pairs 83, 85 and 87, 89. capacitors are being the parallel capacitors are being being additive. charged at a rate determined by oscillator are the determined by o 5 charged at a capacitors. The opposite side of the pumping capacitor bank has the opposite induced charge which causes switching of the cross-coupled transistors 91 and The switching transistors alternately pull current From Voc terminal 25.

Any current through the transistor. Pair 91 and 93 that is not momentarily reflected into the 10 capacitor pairs 83, 25 and 87, 25 capacitor pairs 83, 25 capacitor 9, capacitor 95. the pulse train from oscillator 17 along line 97. Output current from the cross-coupled transistor pair 91, 93 appears along line on on on the min of the community of th 15 with capacitors cause the output line 101 to oscillate at the capacitors cause the output of the output of the output of the capacitors cause the output of with capacitor pairs 83, 85 and 87, 89. capaciture cause the output line 101 is also output line 101 is also frequency of oscillator 77. connected to output terminal 103 through the gate of page connected to output 105 pull-up translator 100.

Noltage on line shown in Fig.

To drive the switches 71.

To drive dranslation to line 101 mas phases

To drive dranslation to line 101 mas phases

To line 101 mas phases

2. Voltage stabilization to line 101 comes from transistor Voltage scapilization to internal Vec at terminal 25.

107 which is tied to the internal vec at the intern Voltage on output node 103 is stabilized by pull-down vollage on lowery a gate tied to capacitor 95, as transistor 109 having a gate tied to the standard of the sta 25 well as the yates of transistor 107 also providing bias voltage for the N well transistor well as the gates of transistor, as the gates of transistor. 30 Atmel proprietary
Atmel proprietary 35

of transistor 105, allowing oscillator 77 to strongly influence the phase of the high current output pulses at terminal 103. A number of similar circuits is connected to each switch in Fig. 2.

The clocking circuits apply alternate phases to switches 71, 73, 75, 77. In this manner, the high current, high noise, large capacitors receive a current supply whose voltage is only lightly regulated. On the other hand, the clock circuits employing CMOS transistors, receive a low current supply whose voltage is tightly regulated in a feedback loop.

With regard to Fig. 4, the "A" plot shows a plot of the internal  $V_{cc\_int}$  for a typical dual stage voltage regulator in accordance with the present invention. Note that the voltage ripple is rapidly attenuated from the initial charging of the capacitors. On the other hand, the "B" plot represents a typical single stage regulator outputting  $V_{cc}$  without dual stage feedback. There is a large initial oscillation of  $V_{cc\_int}$  as large capacitors are charged, slowly attenuated as charging is completed, until switches are closed and the process repeats. The superiority of the dual stage regulator is apparent.

25

5

10

15

20